Algorithms and architectures for use in FPGA implementations of identity based encryption schemes

Typeset version

 

TY  - 
  - Other
  - Kerins, T,Popovici, E,Marnane, W
  - 2004
  - March
  - Algorithms and architectures for use in FPGA implementations of identity based encryption schemes
  - Validated
  - 1
  - ()
  - In this paper algorithms and architectures for new GF(3(m)) multiplier and inverter components are presented. It is described how they can be utilized as part of a hardware implementation of an Identity Based Encryption (IBE) scheme. The main computation, the Tate pairing in such a scheme in outlined and it is illustrated how it can be implemented on reconfigurable hardware using these components.
  - 74
  - 83
DA  - 2004/03
ER  - 
@misc{V160960305,
   = {Other},
   = {Kerins,  T and Popovici,  E and Marnane,  W },
   = {2004},
   = {March},
   = {Algorithms and architectures for use in FPGA implementations of identity based encryption schemes},
   = {Validated},
   = {1},
   = {()},
   = {{In this paper algorithms and architectures for new GF(3(m)) multiplier and inverter components are presented. It is described how they can be utilized as part of a hardware implementation of an Identity Based Encryption (IBE) scheme. The main computation, the Tate pairing in such a scheme in outlined and it is illustrated how it can be implemented on reconfigurable hardware using these components.}},
  pages = {74--83},
  source = {IRIS}
}
OTHER_PUB_TYPEOther
AUTHORSKerins, T,Popovici, E,Marnane, W
YEAR2004
MONTHMarch
TITLEAlgorithms and architectures for use in FPGA implementations of identity based encryption schemes
RESEARCHER_ROLE
STATUSValidated
PEER_REVIEW1
TIMES_CITED()
SEARCH_KEYWORD
REFERENCE
ABSTRACTIn this paper algorithms and architectures for new GF(3(m)) multiplier and inverter components are presented. It is described how they can be utilized as part of a hardware implementation of an Identity Based Encryption (IBE) scheme. The main computation, the Tate pairing in such a scheme in outlined and it is illustrated how it can be implemented on reconfigurable hardware using these components.
PUBLISHER_LOCATION
PUBLISHER
EDITORS
ISBN_ISSN
EDITION
URL
START_PAGE74
END_PAGE83
DOI_LINK
FUNDING_BODY
GRANT_DETAILS